Author of the publication

Input/Output Design for VLSI Array Architectures.

, and . VLSI, volume A-1 of IFIP Transactions, page 357-366. North-Holland, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low power on-chip thermal sensors based on wires., and . VLSI-SoC, page 258-263. IEEE, (2007)Temperature measurement in Content Addressable Memory cells using bias-controlled VCO., and . SoCC, page 147-150. IEEE, (2008)Low power digital design in FPGAs (poster abstract): a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption., , and . FPGA, page 220. ACM, (2000)Node merging: A transformation on bit-level dependence graphs for efficient VLSI array design., and . ASAP, page 442-453. IEEE, (1993)Repeater and current-sensing hybrid circuits for on-chip interconnects., and . ACM Great Lakes Symposium on VLSI, page 269-272. ACM, (2003)Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques., , and . DAC, page 171:1-171:6. ACM, (2014)Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters., and . ISPD, page 204-211. ACM, (2001)Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems., and . ISCAS, page 252-255. IEEE, (2008)An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart., , , , , and . DATE, page 732-733. IEEE, (2017)Low voltage sensing techniques and secondary design issues for sub-90nm caches., , , , , and . ESSCIRC, page 413-416. IEEE, (2003)