( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1.69-pJ/b 14-Gb/s Digital Sub-Sampling CDR With Combined Adaptive Equalizer and Self-Error Corrector.

, , , , , , и . IEEE Access, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hak Hwang

Sungil Hwang

Byung Kook Hwang

Chung-Mi HwangBo

Kyung-Yub Hwang

 

Другие публикации лиц с тем же именем

A 4×5-Gb/s 1.12-µs Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels., , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (8): 2768-2777 (2016)An adaptive-bandwidth PLL for avoiding noise interference and DFE-less fast precharge sampling for over 10Gb/s/pin graphics DRAM interface., , , , , , , и . ISSCC, стр. 312-313. IEEE, (2013)12-Gb/s Over Four Balanced Lines Utilizing NRZ Braid Clock Signaling With No Data Overhead and Spread Transition Scheme for 8K UHD Intra-Panel Interfaces., , , , , , и . IEEE J. Solid State Circuits, 54 (2): 463-475 (2019)A ΔΣ Modulator-Based Spread-Spectrum Clock Generator with Digital Compensation and Calibration for Phase-Locked Loop Bandwidth., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (2): 192-196 (2019)A 0.076mm2 3.5GHz spread-spectrum clock generator with memoryless Newton-Raphson modulation profile in 0.13μm CMOS., , , , и . ISSCC, стр. 360-362. IEEE, (2011)17.6 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces., , , , и . ISSCC, стр. 1-3. IEEE, (2015)A 3.5 GHz Spread-Spectrum Clock Generator With a Memoryless Newton-Raphson Modulation Profile., , , , и . IEEE J. Solid State Circuits, 47 (5): 1199-1208 (2012)A 20 Gb/s Clock and Data Recovery With a Ping-Pong Delay Line for Unlimited Phase Shifting in 65 nm CMOS Process., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (2): 303-313 (2013)A 1.69-pJ/b 14-Gb/s Digital Sub-Sampling CDR With Combined Adaptive Equalizer and Self-Error Corrector., , , , , , и . IEEE Access, (2021)A 1.62-5.4-Gb/s Receiver for DisplayPort Version 1.2a With Adaptive Equalization and Referenceless Frequency Acquisition Techniques., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (10): 2691-2702 (2017)