( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An adaptive-bandwidth PLL for avoiding noise interference and DFE-less fast precharge sampling for over 10Gb/s/pin graphics DRAM interface.

, , , , , , , и . ISSCC, стр. 312-313. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Bongcheol Kim

Kim Gerber

Ryong Kim

Youngsang Kim

 

Другие публикации лиц с тем же именем

An on-chip soft-start technique of current-mode DC-DC converter for biomedical applications., , , и . APCCAS, стр. 500-503. IEEE, (2010)A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC., , , , , и . ISSCC, стр. 184-595. IEEE, (2007)A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , и . VLSI Circuits, стр. 1-2. IEEE, (2016)Effect of Providing a Web-Based Collaboration Medium for Remote Customer Troubleshooting Tasks., , , и . HCI (9), том 4558 из Lecture Notes in Computer Science, стр. 47-53. Springer, (2007)Low Power Cache with Successive Tag Comparison Algorithm., , , и . PATMOS, том 2799 из Lecture Notes in Computer Science, стр. 599-606. Springer, (2003)A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time., , , и . IEEE Trans. Very Large Scale Integr. Syst., 17 (10): 1461-1469 (2009)An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (10): 2156-2163 (2014)Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces., и . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 701-711 (2014)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , и . ASP-DAC, стр. 89-90. IEEE, (2013)A New Energy x Delay-Aware Flip-Flop., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (6): 1552-1557 (2006)