( en | de | ru )

 

Disambiguation of "Takahashi, Hiromasa"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.2-W, 2.16-GOPS/720-MFLOPS embedded superscalar microprocessor for multimedia applications.

, , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 33 (11): 1640-1648 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Teruaki Takahashi

Akeshi Takahashi

Kotaro Takahashi

Yumiko Takahashi

Hideaki Takahashi

 

Other publications of authors with the same name

Can players avoid the tragedy of the commons in a joint debt game?, , and . Int. J. Game Theory, 49 (4): 975-1002 (2020)The μVP 64-bit vector coprocessor: a new implementation of high-performance numerical computation., and . IEEE Micro, 13 (5): 24-36 (1993)2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 43 (1): 109-120 (2008)A 1.2-W, 2.16-GOPS/720-MFLOPS embedded superscalar microprocessor for multimedia applications., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 33 (11): 1640-1648 (1998)Autonomous decentralized control for formation of multiple mobile robots considering ability of robot., , and . IEEE Trans. Ind. Electron., 51 (6): 1272-1279 (2004)Conducting an Experiment at Multiple Sites with Small Subject Pools: How is Raven Score Effective as a Covariate?, , , , , , , , and . IEEE Big Data, page 3202-3211. IEEE, (2023)A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and '1'/'0' Dual-Array Equalized Reference Scheme., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 45 (4): 869-879 (2010)A vector coprocessor architecture for embedded systems., , , , , , and . ISOCC, page 195-198. IEEE, (2011)2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read., , , , , , , , , and 4 other author(s). ISSCC, page 480-617. IEEE, (2007)SPRAM (SPin-transfer torque RAM) design and its impact on digital systems., , , and . ICECS, page 1011-1014. IEEE, (2007)