Author of the publication

A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard.

, , , , and . ICIP, page 201-204. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Transforms and quantization design targeting the H.264/AVC intra prediction constraints., , , and . SBCCI, ACM, (2009)A multitransform architecture for the H.264/AVC standard and its design space exploration., , , , , and . ICECS, page 711-714. IEEE, (2009)Video Decoder Improvements with Near-Data Speculative Motion Compensation Processing., , , , , and . ISCAS, page 399-403. IEEE, (2022)Memory Assessment Of Versatile Video Coding., , , and . ICIP, page 1186-1190. IEEE, (2020)Memory-aware multiple reference frame motion estimation for the H.264/AVC standard., , , , and . ICECS, page 575-578. IEEE, (2010)Evaluation of Cache-Based Memory Hierarchy for HEVC Video Decoding., , , , and . SBCCI, page 1-6. IEEE, (2020)An UHD 4K@60fps Deblocking Filter Hardware Targeting the AV1 Decoder., , , , , , and . ICECS, page 1-4. IEEE, (2020)Error Resilience Evaluation of Approximate Storage in the Motion Compensation of VVC Decoders., , , , , , , and . LASCAS, page 1-4. IEEE, (2023)Error Resilience Evaluation of Approximate Storage in the Intra Prediction of VVC Decoders., , , , and . SBCCI, page 1-6. IEEE, (2022)Variable block size motion estimation architecture with a fast bottom-up decision mode and an integrated motion compensation targeting the H.264/AVC video coding standard., , and . SBCCI, page 186-191. ACM, (2010)