Author of the publication

A 4-12.1-GHz Fractional-N Ring Sampling PLL Based on Adaptively-Biased PD-Merged DTC Achieving -37.6± 0.9-dBc Integrated Phase Noise, 261.9-fs RMS Jitter, and -240.6-dB FoM.

, , , , , , , and . ESSCIRC, page 257-260. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 50Gb/s CMOS Optical Receiver With Si-Photonics PD for High-Speed Low-Latency Chiplet I/O., , , , , , , , , and 11 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 70 (11): 4271-4282 (November 2023)A 400-Gb/s 64-QAM Optical Receiver with Monolithically Integrated TIA and Balanced-PD in 45-nm SOI CMOS., , , , , , , , , and 1 other author(s). ICTA, page 186-187. IEEE, (2023)A Fast-Transient Capacitor-Less Low-Dropout Regulator for Wideband Optical Transceivers., , , , , , and . ICTA, page 257-258. IEEE, (2021)A $4 112-Gb/s$ PAM-4 Silicon-Photonic Transceiver Front-End for Linear-Drive Co-Packaged Optics., , , , , , , , , and 6 other author(s). A-SSCC, page 1-3. IEEE, (2023)A 50-Gb/s PAM-4 Silicon-Photonic Transmitter Incorporating Lumped-Segment MZM, Distributed CMOS Driver, and Integrated CDR., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 57 (3): 767-780 (2022)A 4×25Gb/s De-Serializer with Baud-Rate Sampling CDR and Standing-Wave Clock Distribution for NIC Optical Interconnects., , , , , , , and . ICTA, page 253-254. IEEE, (2021)A 56Gb/s De-serializer with PAM-4 CDR for Chiplet Optical-I/O., , , , , , , , , and 2 other author(s). ICTA, page 1-2. IEEE, (2022)A 224-Gb/s Inverter-Based TIA with Interleaved Active-Feedback and Distributed Peaking in 28-nm CMOS for Silicon Photonic Receivers., , , , , , , , , and . ICTA, page 198-199. IEEE, (2022)A 4-12.1-GHz Fractional-N Ring Sampling PLL Based on Adaptively-Biased PD-Merged DTC Achieving -37.6± 0.9-dBc Integrated Phase Noise, 261.9-fs RMS Jitter, and -240.6-dB FoM., , , , , , , and . ESSCIRC, page 257-260. IEEE, (2023)A 0.006-mm26-to-20-Gb/s NRZ Bang-Bang Clock and Data Recovery Circuit With Dual-Path Loop., , , , , , , , , and . APCCAS, page 556-559. IEEE, (2022)