Author of the publication

A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal.

, , and . CICC, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme., , and . VLSIC, page 130-131. IEEE, (2012)Fault-tolerant ripple-carry binary adder using partial triple modular redundancy (PTMR)., , and . ISCAS, page 41-44. IEEE, (2015)A multi-story power delivery technique for 3D integrated circuits., , , and . ISLPED, page 57-62. ACM, (2008)A Probabilistic Compute Fabric Based on Coupled Ring Oscillators for Solving Combinatorial Optimization Problems., , , and . IEEE J. Solid State Circuits, 56 (9): 2870-2880 (2021)Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1203-1211 (2009)Studying the Impact of Temperature Gradient on Electromigration Lifetime Using a Power Grid Test Structure with On-Chip Heaters., , , , and . IRPS, page 1-5. IEEE, (2023)Novel methodology for temperature-aware electromigration assessment in on-chip power grid: simulations and experimental validation (Invited)., , , and . IRPS, page 8. IEEE, (2022)A 2.1 pJ/bit, 8 Gb/s Ultra-Low Power In-Package Serial Link Featuring a Time-based Front-end and a Digital Equalizer., , , and . A-SSCC, page 187-190. IEEE, (2018)A 0.4-1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit., , and . VLSIC, page 140-. IEEE, (2015)A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology., and . ISCAS, page 1-4. IEEE, (2017)