( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1.8 V pseudo-differential switched-capacitor amplifier.

, , , и . CICC, стр. 373-376. IEEE, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Johan Soenen

Friederike Erichsen-Wendt

Claus Erichsen

Kay Erichsen

Curt Erich

 

Другие публикации лиц с тем же именем

A 13-Bit 260MS/s Power-Efficient Pipeline ADC Using a Current-Reuse Technique and Interstage Gain and Nonlinearity Errors Calibration., , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3373-3383 (2019)A 44-fJ/Conversion Step 200-MS/s Pipeline ADC Employing Current-Mode MDACs., , , , , , , и . IEEE J. Solid State Circuits, 53 (11): 3280-3292 (2018)A robust digital DC-DC converter with rail-to-rail output range in 40nm CMOS., , , , , и . ISSCC, стр. 198-199. IEEE, (2010)Practical Considerations for a Digital Inductive-Switching DC/DC Converter With Direct Battery Connect in Deep Sub-Micron CMOS., , , , и . IEEE J. Solid State Circuits, 47 (8): 1946-1959 (2012)A wide-range DC/DC converter with 2nd order digital compensation and direct battery connection in 40nm CMOS., , , , и . CICC, стр. 1-4. IEEE, (2011)A 1.8 V pseudo-differential switched-capacitor amplifier., , , и . CICC, стр. 373-376. IEEE, (1998)A 72.6 dB SNDR 14b 100 MSPS Ring Amplifier Based Pipelined SAR ADC with Dynamic Deadzone Control in 16 nm CMOS., и . CICC, стр. 1-4. IEEE, (2020)A 27.7 fJ/conv-step 500 MS/s 12-Bit Pipelined ADC Employing a Sub-ADC Forecasting Technique and Low-Power Class AB Slew Boosted Amplifiers., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3352-3364 (2019)A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS., , , , , , и . IEEE J. Solid State Circuits, 52 (2): 448-459 (2017)Integrated 105 dB SNR, 0.0031% THD+N Class-D Audio Amplifier With Global Feedback and Digital Control in 55 nm CMOS., , и . IEEE J. Solid State Circuits, 50 (8): 1764-1771 (2015)