Author of the publication

Integrated 105 dB SNR, 0.0031% THD+N Class-D Audio Amplifier With Global Feedback and Digital Control in 55 nm CMOS.

, , and . IEEE J. Solid State Circuits, 50 (8): 1764-1771 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 44-fJ/Conversion Step 200-MS/s Pipeline ADC Employing Current-Mode MDACs., , , , , , , and . IEEE J. Solid State Circuits, 53 (11): 3280-3292 (2018)A 13-Bit 260MS/s Power-Efficient Pipeline ADC Using a Current-Reuse Technique and Interstage Gain and Nonlinearity Errors Calibration., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3373-3383 (2019)A 245-mA Digitally Assisted Dual-Loop Low-Dropout Regulator., , , , , and . IEEE J. Solid State Circuits, 55 (8): 2140-2150 (2020)A Low-Power Digitizer for Back-Illuminated 3-D-Stacked CMOS Image Sensor Readout With Passing Window and Double Auto-Zeroing Techniques., , , , and . IEEE J. Solid State Circuits, 52 (6): 1591-1604 (2017)A 105dBA SNR, 0.0031% THD+N filterless class-D amplifier with discrete time feedback control in 55nm CMOS., , and . CICC, page 1-4. IEEE, (2014)A 72.6 dB SNDR 14b 100 MSPS Ring Amplifier Based Pipelined SAR ADC with Dynamic Deadzone Control in 16 nm CMOS., and . CICC, page 1-4. IEEE, (2020)A 27.7 fJ/conv-step 500 MS/s 12-Bit Pipelined ADC Employing a Sub-ADC Forecasting Technique and Low-Power Class AB Slew Boosted Amplifiers., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3352-3364 (2019)A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS., , , , , , and . IEEE J. Solid State Circuits, 52 (2): 448-459 (2017)Integrated 105 dB SNR, 0.0031% THD+N Class-D Audio Amplifier With Global Feedback and Digital Control in 55 nm CMOS., , and . IEEE J. Solid State Circuits, 50 (8): 1764-1771 (2015)Practical Considerations for a Digital Inductive-Switching DC/DC Converter With Direct Battery Connect in Deep Sub-Micron CMOS., , , , and . IEEE J. Solid State Circuits, 47 (8): 1946-1959 (2012)