From post

Designs of Two Quadruple-Node-Upset Self-Recoverable Latches for Highly Robust Computing in Harsh Radiation Environments.

, , , , , , и . IEEE Trans. Aerosp. Electron. Syst., 59 (3): 2885-2897 (июня 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Cost-Effective and Highly Reliable Circuit-Components Design for Safety-Critical Applications., , , , , , , , и . IEEE Trans. Aerosp. Electron. Syst., 58 (1): 517-529 (2022)Two sextuple cross-coupled SRAM cells with double-node-upset protection and cost optimization for aerospace applications., , , , , , и . Microelectron. J., (сентября 2023)Broadcast-TDMA: A Cost-Effective Fault-Tolerance Method for TSV Lifetime Reliability Enhancement., , , , , , , и . IEEE Des. Test, 39 (5): 34-42 (2022)A High-Performance and P-Type FeFET-Based Non-Volatile Latch., , , , и . ATS, стр. 1-5. IEEE, (2023)A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells., , , , , , , , и . ITC-Asia, стр. 139-144. IEEE, (2019)Design of Low-Cost Approximate CMOS Full Adders., , , , , , и . ISCAS, стр. 1-5. IEEE, (2023)A N: 1 Single-Channel TDMA Fault-Tolerant Technique for TSVs in 3D-ICs., , , , , и . ITC-Asia, стр. 1-5. IEEE, (2021)A high performance SEU-tolerant latch for nanoscale CMOS technology.. DATE, стр. 1-5. European Design and Automation Association, (2014)A self-training end-to-end mask optimization framework based on semantic segmentation network., , , , , и . Integr., (2024)Design of Wireless Network on Chip with Priority-Based MAC., , , , , и . J. Circuits Syst. Comput., 28 (8): 1950124:1-1950124:18 (2019)