Author of the publication

Design of Wireless Network on Chip with Priority-Based MAC.

, , , , , and . J. Circuits Syst. Comput., 28 (8): 1950124:1-1950124:18 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dual-Interlocked-Storage-Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical Applications., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)Balancing wrapper chains of SoC core based on best interchange decreasing., , and . SoC, page 1-4. IEEE, (2008)Wafer-level Adaptive Testing Based on Dual-Predictor Collaborative Decision., , , , , , and . J. Electron. Test., 40 (3): 405-415 (June 2024)SPONGE+: A NoC-based power gating scheme for overall router column opening and closing control., , , and . Microelectron. J., (2024)Voltage Skew-Based Test Technique for Pre-Bond TSVs in 3-D ICs., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (8): 3930-3934 (August 2024)LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2938-2951 (2020)Design of True Random Number Generator Based on Multi-Stage Feedback Ring Oscillator., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1752-1756 (2022)A router architecture with dual input and dual output channels for Networks-on-Chip., , , and . Microprocess. Microsystems, (April 2022)A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators., , , , , , , and . ICCD, page 478-485. IEEE, (2020)A Dictionary-Based Test Data Compression Method Using Tri-State Coding., , , and . ATS, page 42-47. IEEE, (2018)