Author of the publication

Accelerate Multi-Agent Reinforcement Learning in Zero-Sum Games with Subgame Curriculum Learning.

, , , , , , , , and . CoRR, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accurate and Fast Estimation of Junction Band-to-Band Leakage in Nanometer-Scale MOSFET., , and . APCCAS, page 956-959. IEEE, (2006)Modeling the Impact of Process Variation on Critical Charge Distribution., , , , and . SoCC, page 243-246. IEEE, (2006)GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and Flexibility., , , , , , , , , and 2 other author(s). IEEE Trans. Emerg. Top. Comput., 12 (1): 84-96 (January 2024)A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 52 (10): 2769-2785 (2017)A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 52 (8): 2194-2207 (2017)Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (11): 2043-2057 (2019)A fault-tolerant structure for reliable multi-core systems based on hardware-software co-design., , , and . ISQED, page 191-197. IEEE, (2010)TSV-aware topology generation for 3D Clock Tree Synthesis., , , , , , and . ISQED, page 300-307. IEEE, (2013)Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system., , , , and . DAC, page 13:1-13:6. ACM, (2015)Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits., , , , and . ISLPED, page 238-243. ACM, (2006)