( en | de | ru )

 

Disambiguation of "Rose, Garrett S."

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Scan-In Scheme for CMOS/ReRAM Programmable Logic Circuits.

, , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Garrett Greenan

Garrett Warnell

Ruth Garrett

Garrett Galvin

Nicholas Garrett

 

Other publications of authors with the same name

Techniques for Improved Reliability in Memristive Crossbar PUF Circuits., , , , , , and . ISVLSI, page 212-217. IEEE Computer Society, (2016)Nano-PPUF: A Memristor-Based Security Primitive., , , and . ISVLSI, page 84-87. IEEE Computer Society, (2012)Fabrication and Performance of Hybrid ReRAM-CMOS Circuit Elements for Dynamic Neural Networks., , , , , , , , and . ICONS, page 6:1-6:4. ACM, (2019)Sneak path enabled authentication for memristive crossbar memories., , , and . AsianHOST, page 1-6. IEEE Computer Society, (2016)Neuromorphic computing for temporal scientific data classification., , , , , , , and . NCS, page 2:1-2:6. ACM, (2017)Foundations of memristor based PUF architectures., , , , and . NANOARCH, page 52-57. IEEE Computer Society, (2013)On designing circuit primitives for cortical processors with memristive hardware., , , , and . SoCC, page 371-376. IEEE, (2014)A Twin Memristor Synapse for Spike Timing Dependent Learning in Neuromorphic Systems., , , , , and . SoCC, page 37-42. IEEE, (2018)A Compact Model for the Variable Switching Dynamics of HfO2 Memristors., , , , , , , and . MWSCAS, page 1-4. IEEE, (2022)Spike-Driven Synaptic Plasticity for a Memristive Neuromorphic Core., , and . MWSCAS, page 644-648. IEEE, (2023)