( en | de | ru )

 

Disambiguation of "Papameletis, Christos"

Author of the publication

copydeleteadd this publication to your clipboard
Vesuvius-3D: A 3D-DfT demonstrator.

, , , , , and . ITC, page 1-10. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christos Tagarakis

Christos Vrettos

Christos Koutras

Christos Jordanides

Christos Kapnukajas

 

Other publications of authors with the same name

Optimized Physical DFT Synthesis of Unified Compression and LBIST for Automotive Applications., , , , and . ITC, page 1-6. IEEE, (2019)Advancing test compression to the physical dimension., , , , , , , , and . ITC, page 1-10. IEEE, (2017)On-Chip Toggle Generators to Provide Realistic Conditions during Test of Digital 2D-SoCs and 3D-SICs., , , , and . ITC, page 1-9. IEEE, (2018)PPA Optimization of Test Points in Automotive Designs., , , , , , , , and . ITC, page 204-212. IEEE, (2022)A DfT Architecture and Tool Flow for 3-D SICs With Test Data Compression, Embedded Cores, and Multiple Towers., , , , and . IEEE Des. Test, 32 (4): 40-48 (2015)Embedded toggle generator to control the switching activity during test of digital 2D-SoCs and 3D-SICs., , , , , and . PATMOS, page 1-8. IEEE, (2017)Vesuvius-3D: A 3D-DfT demonstrator., , , , , and . ITC, page 1-10. IEEE Computer Society, (2014)At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic., , , , and . ATS, page 79-84. IEEE Computer Society, (2015)Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers., , , , and . ETS, page 1-6. IEEE Computer Society, (2013)A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework., , , , , and . PATMOS, volume 6448 of Lecture Notes in Computer Science, page 73-83. Springer, (2010)