( en | de | ru )

 

Disambiguation of "Calhoun, Benton H."

Author of the publication

copydeleteadd this publication to your clipboard
A 150nW, 5ppm/o C, 100kHz On-Chip clock source for ultra low power SoCs.

, and . CICC, page 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Brian Calhoun

H -H Kaatz

Florian H H Giesert

Lobna H airall h

Christoph H -H Traulsen

 

Other publications of authors with the same name

Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers., , , and . DAC, page 138-143. ACM, (2010)Serial sub-threshold circuits for ultra-low-power systems., and . ISLPED, page 27-32. ACM, (2009)A 10mV-input boost converter with inductor peak current control and zero detection for thermoelectric energy harvesting., , and . CICC, page 1-4. IEEE, (2014)New category of ultra-thin notchless 6T SRAM cell layout topologies for sub-22nm., and . ISQED, page 425-430. IEEE, (2011)26.8 A 236nW -56.5dBm-sensitivity bluetooth low-energy wakeup receiver with energy harvesting in 65nm CMOS., , , , , , and . ISSCC, page 450-451. IEEE, (2016)Sub-threshold Circuit Design with Shrinking CMOS Devices., , , and . ISCAS, page 2541-2544. IEEE, (2009)Can Subthreshold and Near-Threshold Circuits Go Mainstream?, and . IEEE Micro, 30 (4): 80-85 (2010)Optimizing energy efficient low-swing interconnect for sub-threshold FPGAs., , , and . FPL, page 1-4. IEEE, (2015)Using island-style bi-directional intra-CLB routing in low-power FPGAs., , , and . FPL, page 1-7. IEEE, (2015)A Sub-nW 93% Peak Efficiency Buck Converter With Wide Dynamic Range, Fast DVFS, and Asynchronous Load-Transient Control., , and . IEEE J. Solid State Circuits, 57 (7): 2054-2067 (2022)