Author of the publication

An 8 GSps 14 bit RF DAC With IM3<-62 dBc up to 3.6 GHz.

, , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (5): 768-772 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 10-GS/s 8-bit SiGe ADC with Isolated 4×4 Analog Input Multiplexer., , , , , , , and . ISCAS, page 1-4. IEEE, (2019)100 Gb/s (4 × 25 Gb/s) real-time coherent UDWDM-PON with a large power budget., , , , , , , and . JOCN, 12 (2): A204-A213 (2020)A 1 GS/s 12-bit pipelined folding ADC with a novel encoding algorithm., , , , , , , and . IEICE Electron. Express, 16 (7): 20181150 (2019)A 6 mW 325 MS/s 8 bit SAR ADC with background offset calibration., , , , , , , , and . IEICE Electron. Express, 14 (11): 20170329 (2017)A 400-MS/s 10-b 8 interleaved SAR ADC in 0.13 um CMOS., , , , and . IEICE Electron. Express, 14 (5): 20170067 (2017)A Real-Time Output 50-GS/s 8-bit TI-ADC with Dedicated Calibration Techniques and Deterministic Latency., , , , , , , and . ESSCIRC, page 487-490. IEEE, (2021)A 112-Gb/s PAM-4 Transmitter With a 2-Tap Fractional-Spaced FFE in 65-nm CMOS., , , , , , , and . ESSCIRC, page 195-198. IEEE, (2019)A 1-GS/s 12-bit Single-Channel Pipelined ADC in 28-nm CMOS With Input-Split Fully Differential Ring Amplifier., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 1931-1938 (December 2023)A 50-112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 55 (7): 1864-1876 (2020)Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators., , , , , , , and . IEEE J. Solid State Circuits, 55 (6): 1651-1664 (2020)