( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Low Complexity High Quality Fractional Motion Estimation Algorithm and Architecture Design for H.264/AVC.

, , , , , , и . APCCAS, стр. 578-581. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jia-Jiun Yan

Jiun-Hao Wang

Jiun-Shan Chen

Shann-Jiun Chang

Jiun-Hung Yu

 

Другие публикации лиц с тем же именем

A Low Complexity High Quality Interger Motion Estimation Architecture Design for H.264/AVC., , , , , , и . APCCAS, стр. 398-401. IEEE, (2006)A 3D hand tracking design for gesture control in complex environments., , и . VLSI-DAT, стр. 1-4. IEEE, (2015)A high-speed dual-phase processing pipelined domino circuit design with a built-in performance adjusting mechanism., и . VLSI-DAT, стр. 1-4. IEEE, (2012)Low compute complexity BU-based rate control algorithm for H.264/AVC encoder., и . APCCAS, стр. 564-567. IEEE, (2010)Dynamic voltage domain assignment technique for low power performance manageable cell based design., , , и . ASP-DAC, стр. 359-360. IEEE, (2010)Dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism., , , , и . ASP-DAC, стр. 85-86. IEEE, (2011)Recognizing Chinese Texts with 3D Convolutional Neural Network., , , и . ICIP, стр. 2120-2123. IEEE, (2019)An efficient design for one-dimensional discrete Hartley transform using parallel additions.. IEEE Trans. Signal Process., 48 (10): 2806-2813 (2000)Real-Time 3D Depth Generation for Stereoscopic Video Applications with Thread-Level Superscalar-Pipeline Parallelization., , , и . J. Signal Process. Syst., 72 (1): 17-33 (2013)Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique., и . VLSI-DAT, стр. 1-2. IEEE, (2020)