Author of the publication

A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors.

, , , , , , , and . IEEE Des. Test, 34 (6): 46-53 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis., , , , and . DATE, page 616-621. IEEE, (2009)Performance-Aware Predictive-Model-Based On-Chip Body-Bias Regulation Strategy for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI., , , , and . CoRR, (2020)Timing-Error-Tolerant Network-on-Chip Design Methodology., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (7): 1297-1310 (2007)Vega: A Ten-Core SoC for IoT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 57 (1): 127-139 (2022)On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits., , , , , , and . ISCAS, page 2761-2764. IEEE, (2008)MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect., , , and . CoRR, (2020)An Energy Efficient E-Skin Embedded System for Real-Time Tactile Data Decoding., , , , and . J. Low Power Electron., 14 (1): 101-109 (2018)Networks on Chips: from research to products., , , , , and . DAC, page 300-305. ACM, (2010)4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode., , , , , , , , , and 2 other author(s). ISSCC, page 60-62. IEEE, (2021)Automatic synthesis of near-threshold circuits with fine-grained performance tunability., , , , and . ISLPED, page 401-406. ACM, (2010)