( en | de | ru )

 

Disambiguation of "Ishibashi, Koichiro"

Author of the publication

copydeleteadd this publication to your clipboard
83nJ/bit Transmitter Using Code-Modulated Synchronized-OOK on 65nm SOTB for Normally-Off Wireless Sensor Networks.

, , and . IEICE Trans. Electron., 101-C (7): 472-479 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiromi Ishibashi

Koichiro Agata

Koichiro Iwata

Tomoko Ishibashi

Rogerio Ishibashi

 

Other publications of authors with the same name

On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure., , , , , and . ESSCIRC, page 183-186. IEEE, (2011)Non-contact acquisition of respiration and heart rates using Doppler radar with time domain peak-detection algorithm., , and . EMBC, page 2847-2850. IEEE, (2017)A Low-Power Wide-Range Clock Synchronizer With Predictive-Delay-Adjustment Scheme for Continuous Voltage Scaling in DVFS., , , , , and . IEEE J. Solid State Circuits, 45 (11): 2312-2320 (2010)On-Chip Switched Decoupling Capacitor for Fast Voltage Hopping of DVS Systems., , , , and . IEICE Trans. Electron., 96-C (4): 560-567 (2013)83nJ/bit Transmitter Using Code-Modulated Synchronized-OOK on 65nm SOTB for Normally-Off Wireless Sensor Networks., , and . IEICE Trans. Electron., 101-C (7): 472-479 (2018)Short time cardio-vascular pulses estimation for dengue fever screening via continuous-wave Doppler radar using empirical mode decomposition and continuous wavelet transform., , , , , , , , , and 1 other author(s). Biomed. Signal Process. Control., (2021)A 1-V, 100-MHz, 10-mW cache using a separated bit-line memory hierarchy architecture and domino tag comparators., , , , , , , and . IEEE J. Solid State Circuits, 31 (11): 1618-1624 (1996)Power Valve: for low power operation and low stand-by power., , and . IEICE Electron. Express, 2 (3): 64-69 (2005)A Perpetuum Mobile 32bit CPU on 65nm SOTB CMOS Technology with Reverse-Body-Bias Assisted Sleep Mode., , , , , , and . IEICE Trans. Electron., 98-C (7): 536-543 (2015)Offset calibrating comparator array for 1.2-V, 6bit, 4-Gsample/s flash ADCs using 0.13μm generic CMOS technology., , , , and . ESSCIRC, page 711-714. IEEE, (2003)