Author of the publication

A 1-V, 100-MHz, 10-mW cache using a separated bit-line memory hierarchy architecture and domino tag comparators.

, , , , , , , and . IEEE J. Solid State Circuits, 31 (11): 1618-1624 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Shinbo, Toshinobu
add a person with the name Shinbo, Toshinobu
 

Other publications of authors with the same name