Author of the publication

Novel On-Chip Clock Jitter Measurement Scheme for High Performance Microprocessors.

, , , , and . DFT, page 465-473. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault-Tolerant Inverters for Reliable Photovoltaic Systems., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 20-28 (2019)Low-Cost and High-Reduction Approaches for Power Droop during Launch-On-Shift Scan-Based Logic BIST., , , , , and . IEEE Trans. Computers, 65 (8): 2484-2494 (2016)Impact of Soft Errors on High Performance Autoencoders for Cyberattack Detection., , and . LATS, page 1-6. IEEE, (2022)Novel compensation scheme for local clocks of high performance microprocessors., , , and . ITC, page 1-9. IEEE Computer Society, (2007)Novel low-cost aging sensor., , , and . Conf. Computing Frontiers, page 93-94. ACM, (2010)Multiple Transient Faults in Logic: An Issue for Next Generation ICs., , , and . DFT, page 352-360. IEEE Computer Society, (2005)Sensors and Embedded Systems in Agriculture and Food Analysis., , , , and . J. Sensors, (2019)Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (1): 238-246 (2017)Low-Cost On-Chip Clock Jitter Measurement Scheme., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (3): 435-443 (2015)Accurate Linear Model for SET Critical Charge Estimation., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1161-1166 (2009)