Author of the publication

A 6.7MHz-to-1.24GHz 0.0318mm2 fast-locking all-digital DLL in 90nm CMOS.

, , , and . ISSCC, page 244-246. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 43.7mW 96GHz PLL in 65nm CMOS., and . ISSCC, page 276-277. IEEE, (2009)A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS., and . ISSCC, page 54-586. IEEE, (2007)CMOS oversampling Sigma-Delta magnetic to digital converters., , , and . ISCAS (1), page 388-391. IEEE, (2001)A low-input-swing AC-DC voltage multiplier using Schottky diodes., and . A-SSCC, page 245-248. IEEE, (2014)A 0.43pJ/bit true random number generator., , and . A-SSCC, page 33-36. IEEE, (2014)A 2.4GHz Efficiency-Enhanced Rectifier for Wireless Telemetry., , and . CICC, page 555-558. IEEE, (2007)CMOS current-mode divider and its applications., , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (3): 145-148 (2005)All-Digital Fast-Locked Synchronous Duty-Cycle Corrector., and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (12): 1363-1367 (2006)A 1.45-pJ/b 16-Gb/s Edge-Based Sub-Baud-Rate Digital CDR Circuit., and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (12): 4709-4713 (2022)Analysis of on-chip spiral inductors using the distributed capacitance model., , and . IEEE J. Solid State Circuits, 38 (6): 1040-1044 (2003)