( en | de | ru )

 

Disambiguation of "Bose, Pradip"

Author of the publication

copydeleteadd this publication to your clipboard
A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC.

, , , , , , , , , , , , , , , , , and . ESSCIRC, page 269-272. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pradip Niyogi

Pradip Chakraborty

Pradip Dey

Pradip Mainali

Pradip Kanti Majumdar

 

Other publications of authors with the same name

A Novel Technique for Efficient Parallel Implementation of a Classical Logic/Fault Simulation Problem.. IEEE Trans. Computers, 37 (12): 1569-1577 (1988)Preface.. IBM J. Res. Dev., 41 (3): 204 (1997)Power-performance simulation: design and validation strategies., , and . SIGMETRICS Perform. Evaluation Rev., 31 (4): 13-18 (2004)Addressing failures in exascale computing., , , , , , , , , and 18 other author(s). Int. J. High Perform. Comput. Appl., 28 (2): 129-173 (2014)Power Wall.. Encyclopedia of Parallel Computing, Springer, (2011)Interactive program improvement via EAVE: an expert adviser for vectorization.. ICS, page 119-130. ACM, (1988)Energy-aware meeting scheduling algorithms for smart buildings., , and . BuildSys@SenSys, page 161-168. ACM, (2012)Characterizing Power and Temperature Behavior of POWER6-Based System., , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (3): 228-241 (2011)Parallel Simulation and Test of VLSI Array Logic.. AWOC, volume 319 of Lecture Notes in Computer Science, page 301-311. Springer, (1988)Architectural Timing Verification and Test for Super Scalar Processors.. FTCS, page 256-265. IEEE Computer Society, (1994)