Author of the publication

Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis.

, , , , and . CICC, page 181-184. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Recognition of Real-Life Character Samples using a Structural Variation and Degradation Model., and . ICDAR, page 225-228. IEEE Computer Society, (1999)A high performance license plate recognition system., , and . SMC, page 4357-4362. IEEE, (1998)Smart AD and DA converters., , , , , , and . ISCAS (4), page 4062-4065. IEEE, (2005)Predictive timing error calibration technique for RF current-steering DACs., , and . ISCAS, page 228-231. IEEE, (2008)On the stability of high order Sigma-Delta modulators., , and . ICECS, page 1383-1386. IEEE, (2001)Limit cycle counting based smart background calibration of continuous time sigma delta ADCs., , , and . ISCAS, page 722-725. IEEE, (2014)Digital post-correction of front-end track-and-hold circuits in ADCs., , , and . ISCAS, IEEE, (2006)Statistical Analysis of Mapping Technique for Timing Error Correction in Current-Steering DACs., , , , and . ISCAS, page 1225-1228. IEEE, (2007)Power Optimization for Pipelined ADCs with Open-Loop Residue Amplifiers., , , and . ICECS, page 132-135. IEEE, (2006)Sigma-delta modulators operating at a limit cycle., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (5): 399-403 (2006)