( en | de | ru )

 

Disambiguation of "Ouzounov, Sotir"

Author of the publication

copydeleteadd this publication to your clipboard
Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis.

, , , , and . CICC, page 181-184. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sotir Polena

Sotir Kaloudin

Sotir Chervenkov

Pantelis Sotiriadis

Georgios Sotiropoulos

 

Other publications of authors with the same name

Preamplifier Design Strategies for Capacitive Sensing of Electrophysiological Signals., , , , and . ICECS 2022, page 1-4. IEEE, (2022)The Impact of the AFE BPF in Ultrasound Harmonic Imaging: An In-Vitro Phantom Study., , , , , , , , and . BioCAS, page 1-4. IEEE, (2021)Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis., , , , and . CICC, page 181-184. IEEE, (2004)Adaptive motion-artifact reduction in capacitive ECG measurements by using the power-line interference., , , , , , and . MeMeA, page 1-5. IEEE, (2018)Limit cycle counting based smart background calibration of continuous time sigma delta ADCs., , , and . ISCAS, page 722-725. IEEE, (2014)Sigma-delta modulators operating at a limit cycle., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (5): 399-403 (2006)A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS., , , , , , , and . ISSCC, page 242-600. IEEE, (2007)Sigma delta feedback DAC architectures for high accuracy and extremely low charge transfer., , and . ISCAS, page 1813-1816. IEEE, (2013)Design of MOS transconductors with low noise and low harmonic distortion for minimum current consumption., , , , and . Integr., 40 (3): 365-379 (2007)A CMOS V-I converter with 75-dB SFDR and 360-μW power consumption., , , , and . IEEE J. Solid State Circuits, 40 (7): 1527-1532 (2005)