Author of the publication

An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors.

, , , , , , , , and . IEEE Trans. Computers, 72 (1): 222-235 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation on the RTL., , , , , , , , and . ICCAD, page 1-9. IEEE, (2023)An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors., , , , , , , , and . IEEE Trans. Computers, 72 (1): 222-235 (2023)Optimal Placement of TDC Sensor for Enhanced Power Side-Channel Assessment on FPGAS., , , , , and . VLSID, page 443-448. IEEE, (2024)Hardware-Supported Patching of Security Bugs in Hardware IP Blocks., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 54-67 (2023)Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (2): 228-251 (2021)Power Side-Channel Vulnerability Assessment of Lightweight Cryptographic Scheme, XOODYAK., , , , , , , , , and . DAC, page 1-6. IEEE, (2023)Automating hardware security property generation: invited., , , , , and . DAC, page 1384-1387. ACM, (2022)Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design., , , , , , , , , and 2 other author(s). ICCAD, page 157:1-157:9. ACM, (2022)Theoretical Patchability Quantification for IP-Level Hardware Patching Designs., , , and . ASPDAC, page 951-956. IEEE, (2024)Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs., , , , and . DAC, page 43. ACM, (2019)