( en | de | ru )

 

Disambiguation of "Current, K. Wayne"

Author of the publication

copydeleteadd this publication to your clipboard
A new VLSI architecture for real-time control of robot manipulators.

, , , , , , and . ICRA, page 1828-1835. IEEE Computer Society, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wayne Coppins

Wayne Daley

Wayne Schmidt

Wayne Clements

Gary Wayne Anderson

 

Other publications of authors with the same name

Low-Power Voltage Comparator Circuit for CMOS Quaternary Logic., and . J. Multiple Valued Log. Soft Comput., 10 (3): 225-260 (2004)Block-Diagram-Level Design Capture, Functional Simulation, and Layout Assembly of Analog CMOS ICs., , and . ISCAS, page 2090-2093. IEEE, (1993)A VLSI architecture for two-dimensional Radon transform computations., , , and . ICASSP, page 933-936. IEEE, (1990)Pipelined Binary Parallel Counters Employing Latched Quaternary Logic Full Adders.. IEEE Trans. Computers, 29 (5): 400-403 (1980)High Density Integrated Computing Circuitry with Multiple Valued Logic.. IEEE Trans. Computers, 29 (2): 191-195 (1980)A unified DCT/IDCT architecture for VLSI implementation., , , and . ICASSP, page 1993-1996. IEEE, (1988)Voltage Comparator Circuits for Multiple-Valued CMOS Logic., and . ISMVL, page 67-75. IEEE Computer Society, (2002)A New Model for Timing Jitter Caused by Device Noise in Current-Mode Logic Frequency Dividers., , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 724-732. Springer, (2005)Parallel counter design using four-valued threshold logic., and . ICASSP, page 796-799. IEEE, (1978)An architecture for region boundary extraction in raster scan images suitable for VLSI implementation., , , and . Mach. Vis. Appl., 2 (4): 193-214 (1989)