Author of the publication

Adaptive Energy Forecasting and Information Diffusion for Smart Power Grids

, , , , , , , , , , and . IEEE International Scalable Computing Challenge (SCALE), page 1--4. (2012)SCALE Challenge Winner.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 180 MHz direct access read 4.6Mb embedded flash in 90nm technology operating under wide range power supply from 2.1V to 3.6V., , , , and . VLSI-DAT, page 1-4. IEEE, (2013)A 500MHz Random-Access Embedded 1Mb DRAM Macro in Bulk CMOS., , , , , , , , , and 1 other author(s). ISSCC, page 270-271. IEEE, (2008)Cycling endurance optimization scheme for 1Mb STT-MRAM in 40nm technology., , , , , , , , and . ISSCC, page 224-225. IEEE, (2013)Embedded Tutorial: Technological Innovations to Advance Scalability and Interconnects in Bulk and SOI., and . ASP-DAC/VLSI Design, page 297-298. IEEE Computer Society, (2002)19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme., , , , , , , , , and 2 other author(s). ISSCC, page 332-333. IEEE, (2014)Semantic Information Integration and Processing for Demand Response Optimization, , , and . Southern California Smart Grid Research Symposium (SoCalSGS), (2011)Poster.A high density, low leakage, 5T SRAM for embedded caches., , , and . ESSCIRC, page 215-218. IEEE, (2004)A 20nm 112Mb SRAM in High-к metal-gate with assist circuitry for low-leakage and low-VMIN applications., , , , , , , , , and 5 other author(s). ISSCC, page 316-317. IEEE, (2013)A 55-nm, 0.86-Volt operation, 75MHz high speed, 96uA/MHz low power, wide voltage supply range 2M-bit split-gate embedded Flash., , , , , , , , , and 3 other author(s). VLSI-DAT, page 1-4. IEEE, (2013)Leakage Reduction techniques in a 0.13um SRAM Cell., , , and . VLSI Design, page 215-221. IEEE Computer Society, (2004)