Author of the publication

A 14b 500 MS/s Single-Channel Pipelined-SAR ADC With Reference Ripple Mitigation Techniques and Adaptively Biased Floating Inverter Amplifier.

, , , , , , , and . IEEE J. Solid State Circuits, 58 (10): 2709-2721 (October 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Bridging the P2P and WWW Divide with DISCOVIR - DIStributed COntent-based Visual Information Retrieval., , and . WWW (Posters), (2003)An 11b 900 MS/s time-interleaved sub-ranging pipelined-SAR ADC., , , and . ESSCIRC, page 211-214. IEEE, (2014)A 7-bit 2 GS/s Time-Interleaved SAR ADC With Timing Skew Calibration Based on Current Integrating Sampler., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 557-568 (2021)A Single-Channel 70dB-SNDR 100MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping., , , , , , and . ISSCC, page 178-179. IEEE, (2023)9.6 A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration., , , and . ISSCC, page 164-166. IEEE, (2020)A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (8): 1966-1976 (2017)A 0.46pJ/bit Ultralow-Power Entropy-Preselection-Based Strong PUF with Worst-Case BER-6., , , and . A-SSCC, page 1-3. IEEE, (2021)A voltage feedback charge compensation technique for split DAC architecture in SAR ADCs., , , , , and . ISCAS, page 4061-4064. IEEE, (2010)Using Biased Support Vector Machine to Improve Retrieval Result in Image Retrieval with Self-organizing Map., and . ICONIP, volume 3316 of Lecture Notes in Computer Science, page 714-719. Springer, (2004)A 28nm 314.6TLFOPS/W Reconfigurable Floating-Point Analog Compute-In-Memory Macro with Exponent Approximation and Two-Stage Sharing TD-ADC., , , , , , , , , and . CICC, page 1-2. IEEE, (2024)