( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A robust 3rd order low-distortion multi-bit sigma-delta modulator with reduced number of op-amps for WCDMA.

, , и . ISCAS (4), стр. 3099-3102. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Peter Seng

Stefan Seng

Katja Seng

Helmut Seng

Gerhard Seng

 

Другие публикации лиц с тем же именем

A 50-fJ 10-b 160-MS/s Pipelined-SAR ADC Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation., , , , , и . IEEE J. Solid State Circuits, 47 (11): 2614-2626 (2012)A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 26 (3): 572-583 (2018)New impulse sampled IIR switched-capacitor interpolators., , и . ICECS, стр. 203-206. IEEE, (1996)An 11b 60MS/s 2.1mW two-step time-interleaved SAR-ADC with reused S&H., , , , , , , , и . ESSCIRC, стр. 218-221. IEEE, (2010)Metastablility in SAR ADCs., , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (2): 111-115 (2017)Generalized Circuit Techniques for Low-Voltage High-Speed Reset- and Switched-Opamps., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (8): 2188-2201 (2008)A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH Δ Σ Modulator With Multirate Opamp Sharing., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (10): 2641-2654 (2017)A novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits., , и . ISCAS, IEEE, (2006)A frequency up-conversion and two-step channel selection embedded CMOS D/A interface., , , , и . ISCAS (1), стр. 392-395. IEEE, (2005)A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations., , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (1): 354-363 (2017)