Author of the publication

A formal model for proving hardware timing properties and identifying timing channels.

, , , , and . Integr., (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Leaks or Not: A Framework for Evaluating Cache Timing Side Channel Attacks in SGX., , , and . SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI, page 1467-1470. IEEE, (2018)A bottom-up approach to verifiable embedded system information flow security., , , and . IET Inf. Secur., 8 (1): 12-17 (2014)Towards Quantified Data Analysis of Information Flow Tracking for Secure System Design., , , , and . IEEE Access, (2018)Leveraging Application Complexity Partition for Android Malware Detection., , , , and . CCIS, page 83-88. IEEE, (2021)Website Fingerprinting Attack Through Persistent Attack of Student., , , , , and . CCIS, page 78-82. IEEE, (2021)Android Malware Detection Using Fine-Grained Features., , , and . Sci. Program., (2020)A formal model for proving hardware timing properties and identifying timing channels., , , , and . Integr., (2020)Hardware/software security co-verification and vulnerability detection: An information flow perspective., , , and . Integr., (January 2024)A Simplifying Logic Approach for Gate Level Information Flow Tracking., , , , , and . ChinaCom (2), volume 237 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 302-311. Springer, (2017)Gate-Level Information Flow Tracking for Security Lattices., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 20 (1): 2:1-2:25 (2014)