( en | de | ru )

 

Disambiguation of "Donnelly, Kevin S."

Author of the publication

copydeleteadd this publication to your clipboard
1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus.

, , , , , , and . IEEE J. Solid State Circuits, 36 (5): 752-760 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gerard Donnelly

Alexander Ali Kevin

Francis Dolores Donnelly

Kevin Niwek

Kevin Thurley

 

Other publications of authors with the same name

A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM., , , , , and . IEEE J. Solid State Circuits, 29 (12): 1491-1496 (December 1994)A 2.6-GByte/s multipurpose chip-to-chip interface., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 33 (11): 1617-1626 (1998)Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 38 (12): 2121-2130 (2003)A 660 MB/s interface megacell portable circuit in 0.3 μm-0.7 μm CMOS ASIC., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 31 (12): 1995-2003 (1996)A portable digital DLL for high-speed CMOS interface circuits., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 34 (5): 632-644 (1999)1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus., , , , , , and . IEEE J. Solid State Circuits, 36 (5): 752-760 (2001)A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs., , , , , , , and . IEEE J. Solid State Circuits, 38 (5): 747-754 (2003)