( en | de | ru )

 

Disambiguation of "Takata, Taiga"

Author of the publication

copydeleteadd this publication to your clipboard
Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure.

, , , , , , , , and . IOLTS, page 151-156. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Taiga Nakamura

Taiga Brahm

 

Other publications of authors with the same name

Efficient Fault Simulation Algorithms for Analyzing Soft Error Propagation in Sequential Circuits., , and . IPSJ Trans. Syst. LSI Des. Methodol., (2013)A robust algorithm for pessimistic analysis of logic masking effects in combinational circuits., and . IOLTS, page 246-251. IEEE Computer Society, (2011)Efficient Cut Enumeration Heuristics for Depth-Optimum Technology Mapping for LUT-Based FPGAs., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (12): 3268-3275 (2009)A heuristic algorithm for LUT-based FPGA technology mapping using the lower bound for DAG covering problem (abstract only)., and . FPGA, page 289. ACM, (2010)Area Recovery under Depth Constraint for Technology Mapping for LUT-based FPGAs., and . IPSJ Trans. Syst. LSI Des. Methodol., (2009)Cell Library Development Methodology for Throughput Enhancement of Electron Beam Direct-Write Lithography Systems., , , , , , , , , and 1 other author(s). SoC, page 137-140. IEEE, (2005)Area recovery under depth constraint by Cut Substitution for technology mapping for LUT-based FPGAs., and . ASP-DAC, page 144-147. IEEE, (2008)A Robust Algorithm for Pessimistic Analysis of Logic Masking Effects in Combinational Circuits., and . IPSJ Trans. Syst. LSI Des. Methodol., (2012)Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure., , , , , , , , and . IOLTS, page 151-156. IEEE Computer Society, (2011)An efficient cut enumeration for depth-optimum technology mapping for LUT-based FPGAs., and . ACM Great Lakes Symposium on VLSI, page 351-356. ACM, (2009)