( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Architecture Support for Tightly-Coupled Multi-Core Clusters with Shared-Memory HW Accelerators.

, , , , , и . IEEE Trans. Computers, 64 (8): 2132-2144 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Anke Benini

Jochen Benini

Aldo Albert Benini

Luca Rizzini

Luca Tranchini

 

Другие публикации лиц с тем же именем

Clock Skew Optimization for Peak Current Reduction., , , и . VLSI Signal Processing, 16 (2-3): 117-130 (1997)Genetic Fitting: Evolutionary Search of Optimal Approximations for Discrete Functions. Genetic Algorithms and Genetic Programming at Stanford 1995, Stanford Bookstore, Stanford, California, 94305-3079 USA, (11 December 1995)Memory-Driven Mixed Low Precision Quantization for Enabling Deep Network Inference on Microcontrollers., , и . MLSys, mlsys.org, (2020)Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor Clusters., , и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 927-931 (2012)CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 871-875 (2020)MPARM: Exploring the Multi-Processor SoC Design Space with SystemC., , , , и . J. VLSI Signal Process., 41 (2): 169-182 (2005)Smart Energy-Efficient Clock Synthesizer for Duty-Cycled Sensor SoCs in 65 nm/28nm CMOS., и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2322-2333 (2017)Networks on Chips: A New SoC Paradigm., и . Computer, 35 (1): 70-78 (2002)Sleep power minimisation using adaptive duty-cycling of DC-DC converters in state-retentive systems., , , и . IET Circuits Devices Syst., 8 (6): 478-486 (2014)A transprecision floating-point cluster for efficient near-sensor data analytics., , , , , , , и . CoRR, (2020)