Author of the publication

3D domain wall memory-cell structure, array architecture and operation algorithm with anti-disturbance.

, , , and . Microelectron. J., (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A BIST scheme for high-speed Gain Cell eDRAM., , , and . ASICON, page 244-247. IEEE, (2011)3D domain wall memory-cell structure, array architecture and operation algorithm with anti-disturbance., , , and . Microelectron. J., (2017)A 2Mb ReRAM with two bits error correction codes circuit for high reliability application., , , , , , and . ASICON, page 1-4. IEEE, (2013)3D vertical RRAM architecture and operation algorithms with effective IR-drop suppressing and anti-disturbance., , , and . ISCAS, page 377-380. IEEE, (2015)A small area and low power true random number generator using write speed variation of oxidebased RRAM for IoT security application., , , , and . ISCAS, page 1-4. IEEE, (2017)A low cost and high reliability true random number generator based on resistive random access memory., , , , , , , and . ASICON, page 1-4. IEEE, (2015)Impacts of external magnetic field and high temperature disturbance on MRAM reliability based on FPGA test platform., , , , , and . ASICON, page 1-4. IEEE, (2015)ANS: Assimilating Near Similarity at High Accuracy for Significant Deduction of CNN Storage and Computation., , , , and . IEEE Access, (2023)Low-Power Variation-Tolerant Nonvolatile Lookup Table Design., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1174-1178 (2016)A 0.13µm 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction., , , , , , , , , and 1 other author(s). VLSIC, page 42-43. IEEE, (2012)