Author of the publication

Efficient Main-Memory Top-K Selection For Multicore Architectures.

, , and . Proc. VLDB Endow., 13 (2): 114-127 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A highly configurable cache for low energy embedded systems., , and . ACM Trans. Embed. Comput. Syst., 4 (2): 363-387 (2005)Energy-efficient encoding techniques for off-chip data buses., , , and . ACM Trans. Embed. Comput. Syst., 8 (2): 9:1-9:23 (2009)Efficient indexing data structures for flash-based sensor devices., , , , and . ACM Trans. Storage, 2 (4): 468-503 (2006)Compiling irregular applications for reconfigurable systems., , and . IJHPCN, 7 (4): 258-268 (2014)Optimized Generation of Data-Path from C Codes for FPGAs, , , and . CoRR, (2007)Conditional Disconnection Probability in Star Graphs., and . VLSI Design, 1 (1): 61-70 (1993)OpenFPGA CoreLib core library interoperability effort., , , , , , , , , and 1 other author(s). Parallel Comput., 34 (4-5): 231-244 (2008)Efficient hardware code generation for FPGAs., , and . ACM Trans. Archit. Code Optim., 5 (1): 6:1-6:26 (2008)Accelerating In-Memory Database Selections Using Latency Masking Hardware Threads., , , , , and . ACM Trans. Archit. Code Optim., 16 (2): 13:1-13:28 (2019)A way-halting cache for low-energy high-performance systems., , , and . ACM Trans. Archit. Code Optim., 2 (1): 34-54 (2005)