( en | de | ru )

 

Disambiguation of "Son, Sang Won"

Author of the publication

copydeleteadd this publication to your clipboard
A 5G FR2 Power-Amplifier With an Integrated Power-Detector for Closed-Loop EIRP Control.

, , , , , , , , , , and . IEEE J. Solid State Circuits, 57 (5): 1257-1266 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Won-Seon Son

Sang-Won Kim

Sang Won Park

Sang-Hwa Won

Sang-Won Bae

 

Other publications of authors with the same name

13.3 A SAW-less reconfigurable multimode transmitter with a voltage-mode harmonic-reject mixer in 14nm FinFET CMOS., , , , , , and . ISSCC, page 220-221. IEEE, (2017)A 28-nm 75-fsrms Analog Fractional- $N$ Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 54 (5): 1254-1265 (2019)Frequency-domain equalization for distributed terrestrial DTV transmission environments., , , , and . IEEE Trans. Consumer Electron., 52 (1): 59-67 (2006)A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO., , , , , , , , and . IEEE J. Solid State Circuits, 56 (12): 3756-3767 (2021)A 5G FR2 Power-Amplifier With an Integrated Power-Detector for Closed-Loop EIRP Control., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 57 (5): 1257-1266 (2022)A 16-Channel, 28/39GHz Dual-Polarized 5G FR2 Phased-Array Transceiver IC with a Quad-Stream IF Transceiver Supporting Non-Contiguous Carrier Aggregation up to 1.6GHz BW., , , , , , , , , and 16 other author(s). ISSCC, page 1-3. IEEE, (2022)A Dynamically Biased Multiband 2G/3G/4G Cellular Transmitter in 28 nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 51 (5): 1096-1108 (2016)Semi-supervsied Learning-based Sound Event Detection using Freuqency Dynamic Convolution with Large Kernel Attention for DCASE Challenge 2023 Task 4., , , , , and . CoRR, (2023)32.2 A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels., , , , , , , and . ISSCC, page 444-446. IEEE, (2021)