( en | de | ru )

 

Disambiguation of "Flores-Nava, Luis M."

Author of the publication

copydeleteadd this publication to your clipboard
CMOS analog neurofuzzy prototype based on ANFIS.

, , , , and . ISCAS, page 726-729. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luis Felipe Flores-Suárez

Nava Mehdiani

Werner Luis

Paola Nava

Nava Tintarev

 

Other publications of authors with the same name

Metaheuristic Method for Dimensionality Reduction Tasks., , , and . CCE, page 1-5. IEEE, (2022)Floating gate MOSFET circuit design for a monolithic MEMS GAS sensor., , , , and . SBCCI, ACM, (2009)Memristor hybrid model for nonlinear analog circuit design., , , , and . CCE, page 1-6. IEEE, (2017)3-layered capacitive structure design for MEMS inertial sensing., , , , and . CCE, page 1-5. IEEE, (2016)Multilayer perceptron network with integrated training algorithm in FPGA., , , , and . CCE, page 1-6. IEEE, (2014)Improved Algorithm for Time-Multiplexing with Digital CNN's Applied in Image Processing, Synthesized in a FPGA., , and . CCE, page 1-6. IEEE, (2019)4-Bit Arithmetic Logic Unit (ALU) based on Neuron MOS Transistors., , , and . CCE, page 1-6. IEEE, (2012)Electronic implementation for competitive neural network: a prototype., , , and . ICNN, page 968-973. IEEE, (1996)Experimental Spiking Neural Network: Solving the XOR Paradigm with Metaheuristics., , , and . CCE, page 1-5. IEEE, (2018)Floating gate MOSFET programming circuit for standard CMOS technology., , , and . CCE, page 427-430. IEEE, (2013)