From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Anomalous microstructure formed at the interface between copper ribbon and tin-deposited copper plate by ultrasonic bonding., , , , и . Microelectron. Reliab., 51 (1): 130-136 (2011)Brownian Circuits: Designs., , , , , , , , , и . Int. J. Unconv. Comput., 12 (5-6): 341-362 (2016)Effect of Arrangement of Input Gates on Logic Switching Characteristics of Nanodot Array Device., , , , , , , и . IEICE Trans. Electron., 95-C (5): 865-870 (2012)Associative search using pseudo-analog memristors., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)A Single-Electron-Transistor Logic Gate Family and Its Application - Part II: Design and Simulation of a 7-3 Parallel Counter with Linear Summation and Multiple-Valued Latch Functions., , , , и . ISMVL, стр. 269-274. IEEE Computer Society, (2004)Experimental and Simulation Studies of Single-Electron-Transistor-Based Multiple-Valued Logic., и . ISMVL, стр. 259-266. IEEE Computer Society, (2003)Full Adder Operation Based on Si Nanodot Array Device with Multiple Inputs and Outputs., , , , , , , и . Int. J. Nanotechnol. Mol. Comput., 1 (2): 58-69 (2009)Transfer and Detection of Single Electrons Using Metal-Oxide-Semiconductor Field-Effect Transistors., , , , , , , и . IEICE Trans. Electron., 90-C (5): 943-948 (2007)Design of a Two-Bit-Per-Cell Content-Addressable Memory Using Single-Electron Transistors., , , , и . J. Multiple Valued Log. Soft Comput., 13 (3): 249-266 (2007)A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors., , , , и . ISMVL, стр. 32-38. IEEE Computer Society, (2005)