Author of the publication

A multiprogrammed parallel architecture for digital signal processing.

, , , and . ICASSP, page 1390-1393. IEEE, (1987)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Vivado design interface: An export/import capability for Vivado FPGA designs., and . FPL, page 1-7. IEEE, (2017)Tincr - A custom CAD tool framework for Vivado., and . ReConFig, page 1-6. IEEE, (2014)Design, Debug, Deploy: The Creation of Configurable Computing Applications., , and . J. Signal Process. Syst., 53 (1-2): 187-196 (2008)Maverick: A Stand-alone CAD Flow for Xilinx 7-Series FPGAs., , , and . FPGA, page 306-307. ACM, (2019)FPGA Design Productivity - A Discussion of the State of the Art and a Research Agenda.. ARC, volume 5453 of Lecture Notes in Computer Science, page 1. Springer, (2009)JHDLBits: The Merging of Two Worlds., , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 414-423. Springer, (2004)A Parallel FFT Architecture for FPGAs., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 948-953. Springer, (2004)Evaluating Performance of Prefetching Second Level Caches., , and . SIGMETRICS Perform. Evaluation Rev., 20 (4): 31-42 (1993)Gigaop DSP on FPGA., and . ICASSP, page 885-888. IEEE, (2001)Real-time accurate optical flow-based motion sensor., , , and . ICPR, page 1-4. IEEE Computer Society, (2008)