Author of the publication

Reliability Analysis of a Delay-Locked Loop Under HCI and BTI Degradation.

, and . IRPS, page 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fast poisson solvers for thermal analysis., , and . ACM Trans. Design Autom. Electr. Syst., 17 (3): 32:1-32:23 (2012)Techniques for scalable and effective routability evaluation., , , , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 19 (2): 17:1-17:37 (2014)Designing optimized pipelined global interconnects: algorithms and methodology impact., and . ISCAS (1), page 608-611. IEEE, (2005)An efficient technology mapping algorithm targeting routing congestion under delay constraints., , , and . ISPD, page 137-144. ACM, (2005)A fast algorithm for power grid design., and . ISPD, page 70-77. ACM, (2005)Optimal design of JPEG hardware under the approximate computing paradigm., , , and . DAC, page 106:1-106:6. ACM, (2016)Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture., , and . DAC, page 31:1-31:6. ACM, (2016)Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis., , and . ISLPED, page 298-303. ACM, (2006)The impact of electromigration in copper interconnects on power grid integrity., and . DAC, page 88:1-88:6. ACM, (2013)A Practical Methodology for Early Buffer and Wire Resource Allocation., , , and . DAC, page 189-194. ACM, (2001)