Author of the publication

Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension.

, , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 586-595. Springer, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimal and Heuristic Approaches to Modulo Scheduling With Rational Initiation Intervals in Hardware Synthesis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 614-627 (2022)Field-programmable logic and application : reconfigurable computing is going mainstream : 12th international conference, FPL 2002, Montpellier, France, September 2-4, 2002 : proceedings, , , , and . Springer, (2002)Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays.. IEEE Trans. Very Large Scale Integr. Syst., 16 (2): 134-143 (2008)Selected Papers from ReCoSoC 2008., , , and . Int. J. Reconfigurable Comput., (2009)Optimal Single Constant Multiplication Using Ternary Adders., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 928-932 (2018)More AddNet: A deeper insight into DNNs using FPGA-optimized multipliers., , , , , and . ISCAS, page 1-5. IEEE, (2023)A scalable reconfiguration mechanism for fast dynamic reconfiguration., , and . FPT, page 145-152. IEEE, (2008)A Domain-Specific Dynamically Reconfigurable Hardware Platform for Wireless Sensor Networks., , and . FPT, page 313-316. IEEE, (2007)Karatsuba with Rectangular Multipliers for FPGAs., , , , and . ARITH, page 13-20. IEEE, (2018)Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing., , , , , , , and . Conf. Computing Frontiers, page 404-418. ACM, (2004)