Author of the publication

Development of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array.

, , , , and . IET Circuits Devices Syst., 8 (2): 73-81 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name