( en | de | ru )

 

Disambiguation of "Ou, Jingzhao"

Author of the publication

copydeleteadd this publication to your clipboard
A Methodology for Energy Efficient Application Synthesis Using Platform FPGAs.

, and . ERSA, page 280-283. CSREA Press, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jingzhao Li

Yi Ou

Ye Ou

Minhui Ou

Wanmei Ou

 

Other publications of authors with the same name

MATLAB/Simulink Based Hardware/Software Co-Simulation for Designing Using FPGA Configured Soft Processors., and . IPDPS, IEEE Computer Society, (2005)Performance Modeling of Reconfigurable SoC Architectures and Energy-Efficient Mapping of a Class of Applications., , and . FCCM, page 241-250. IEEE Computer Society, (2003)Rapid Arithmetic Level Simulation Based Energy Estimation for Hardware/Software Co-Design Using FPGAs., and . ERSA, page 55-61. CSREA Press, (2005)A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors., and . IEEE Trans. Very Large Scale Integr. Syst., 16 (1): 45-56 (2008)Time and energy efficient Viterbi decoding using FPGAs., and . ICASSP (5), page 33-36. IEEE, (2005)Rapid energy estimation of computations on FPGA based soft processors., and . SoCC, page 285-288. IEEE, (2004)PyGen: A MATLAB/Simulink Based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs., and . FCCM, page 47-56. IEEE Computer Society, (2004)An Estimation and Simulation Framework for Energy Efficient Design using Platform FPGAs., , and . FCCM, page 290-291. IEEE Computer Society, (2003)A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 729-739. Springer, (2004)A Methodology for Energy Efficient Application Synthesis Using Platform FPGAs., and . ERSA, page 280-283. CSREA Press, (2004)