Author of the publication

A Method for I/O Pins Partitioning Targeting 3D VLSI Circuits.

, , , and . VLSI-SoC (Selected Papers), volume 249 of IFIP, page 259-279. Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Applying Lightweight Soft Error Mitigation Techniques to Embedded Mixed Precision Deep Neural Networks., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (11): 4772-4782 (2021)Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs., , , , , , , , , and . Microelectron. Reliab., 54 (9-10): 2344-2348 (2014)A MCU-robust Interleaved Data/Detection SRAM for Space Environments., , , , and . ISVLSI, page 1-6. IEEE, (2023)Selected Articles from the 6th International Workshop on CMOS Variability, Salvador, Bahia, Brazil, September 1-4, 2015., and . J. Low Power Electron., 12 (1): 56-57 (2016)Redundant robot localization system based in wireless sensor network., , , , , , and . ICARSC, page 154-159. IEEE, (2018)Unbalacing the I/O Pins Partitioning for Minimizing Inter-Tier Vias in 3D VLSI Circuits., , , and . ICECS, page 399-402. IEEE, (2006)Design procedure for DVB-T receivers large tuning range LP filter., , , , , and . ISCAS, page 2913-2916. IEEE, (2008)Overhead for independent net approach for Global Routing., , and . LASCAS, page 1-4. IEEE, (2015)Reducing the number of transistors with gate clustering., , and . LASCAS, page 163-166. IEEE, (2016)Blue Macaw: A Didactic Placement Tool Using Simulated Annealing., , and . EDUTECH, volume 192 of IFIP, page 37-47. Springer, (2005)