( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Unbalacing the I/O Pins Partitioning for Minimizing Inter-Tier Vias in 3D VLSI Circuits.

, , , и . ICECS, стр. 399-402. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Marcelo Trallero

Marcelo Ephraim

Marcelo Giovannetti

Marcelo Klötzle

Marcelo Bustamante

 

Другие публикации лиц с тем же именем

Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using Lagrangian Relaxation., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (4): 546-557 (2014)Rsyn: An Extensible Physical Synthesis Framework., , , , и . ISPD, стр. 33-40. ACM, (2017)A Method for I/O Pins Partitioning Targeting 3D VLSI Circuits., , , и . VLSI-SoC (Selected Papers), том 249 из IFIP, стр. 259-279. Springer, (2006)Interaction Aesthetics and Ubiquitous Music., , , , , , и . Creativity in the Digital Age, Springer, (2015)A polyphonic pitch tracking embedded system for rapid instrument augmentation., , , и . NIME, стр. 120-125. nime.org, (2018)An Incremental Timing-Driven flow using quadratic formulation for detailed placement., , , , , , и . VLSI-SoC, стр. 1-6. IEEE, (2015)Ecologically grounded multimodal design: The Palafito 1.0 study., , , , , , , , и . ICMC, Michigan Publishing, (2014)A Mesh-Buffer Displacement Optimization Strategy., , , и . ISVLSI, стр. 282-287. IEEE Computer Society, (2010)Quadratic timing objectives for incremental timing-driven placement optimization., , , , и . ICECS, стр. 620-623. IEEE, (2016)A cells and I/O pins partitioning refinement algorithm for 3D VLSI circuits., , , и . ICECS, стр. 852-855. IEEE, (2009)