( en | de | ru )

 

Disambiguation of "Mack, Joshua"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA Based Emulation Environment for Neuromorphic Architectures.

, , , , , , , , , and . IPDPS Workshops, page 90-97. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joshua Migdal

Joshua Sempebwa

Joshua Cordes

Joshua Amavi

Joshua Müller

 

Other publications of authors with the same name

CORDIC-based Architecture for Powering Computation in Fixed-Point Arithmetic., , , and . CoRR, (2016)Hardware-based Scheduler Implementation for Dynamic Workloads on Heterogeneous SoCs., , , and . CoRR, (2022)Cyclebite: Extracting Task Graphs From Unstructured Compute-Programs., , , , , and . IEEE Trans. Computers, 73 (1): 221-234 (January 2024)Accelerated Shadow Detection and Removal Method., , , , , and . AICCSA, page 1-8. IEEE Computer Society, (2019)Performant, Multi-Objective Scheduling of Highly Interleaved Task Graphs on Heterogeneous System on Chip Devices., , , and . IEEE Trans. Parallel Distributed Syst., 33 (9): 2148-2162 (2022)Floating point CORDIC-based architecture for powering computation., , and . ReConFig, page 1-6. IEEE, (2015)CEDR: A Compiler-integrated, Extensible DSSoC Runtime., , , , and . ACM Trans. Embed. Comput. Syst., 22 (2): 36:1-36:34 (March 2023)CEDR - A Compiler-integrated, Extensible DSSoC Runtime., , , , and . CoRR, (2022)Profile-Guided Parallel Task Extraction and Execution for Domain Specific Heterogeneous SoC., , , , , , and . ISPA/BDCloud/SocialCom/SustainCom, page 913-920. IEEE, (2022)A Hardware-based HEFT Scheduler Implementation for Dynamic Workloads on Heterogeneous SoCs., , , and . VLSI-SoC, page 1-6. IEEE, (2022)