( en | de | ru )

 

Disambiguation of "Sohi, Gurindar S."

Author of the publication

copydeleteadd this publication to your clipboard
Design and Analysis of a Gracefully Degrading Interleaved Memory System.

, , , and . IEEE Trans. Computers, 39 (1): 63-71 (1990)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giti Jalali-Sohi

S Danischewski

S Hüttelmaier

S Leopold

S Steinlechner

 

Other publications of authors with the same name

Characterization of Problem Stores., and . IEEE Comput. Archit. Lett., (2004)Dynamic heterogeneity and the need for multicore virtualization., , and . ACM SIGOPS Oper. Syst. Rev., 43 (2): 5-14 (2009)Speculative Versioning Cache., , , and . IEEE Trans. Parallel Distributed Syst., 12 (12): 1305-1317 (2001)Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors.. IEEE Trans. Computers, 38 (4): 484-492 (1989)Reducing Memory Latency via Read-after-Read Memory Dependence Prediction., and . IEEE Trans. Computers, 51 (3): 313-326 (2002)Author retrospective for cooperative cache partitioning for chip multiprocessors., and . ICS 25th Anniversary, page 80-81. ACM, (2014)Holistic run-time parallelism management for time and energy efficiency., , and . ICS, page 337-348. ACM, (2013)Cooperative cache partitioning for chip multiprocessors., and . ICS, page 242-252. ACM, (2007)Microprocessors - 10 Years Back, 10 Years Ahead.. Informatics, volume 2000 of Lecture Notes in Computer Science, page 209-218. Springer, (2001)Adapting to intermittent faults in multicore systems., , and . ASPLOS, page 255-264. ACM, (2008)