Author of the publication

Directed Test Generation for Validation of Cache Coherence Protocols.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (1): 163-176 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Survey of Side-Channel Attacks on Caches and Countermeasures., and . J. Hardw. Syst. Secur., 2 (1): 33-50 (2018)Efficient Detection and Localization of DoS Attacks in Heterogeneous Vehicular Networks., , and . IEEE Trans. Veh. Technol., 72 (5): 5597-5611 (May 2023)A Survey on Hardware Vulnerability Analysis Using Machine Learning., and . IEEE Access, (2022)Scalable Detection of Hardware Trojans Using ATPG-Based Activation of Rare Events., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (12): 4450-4462 (December 2023)Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4510-4523 (2020)Security of Electrical, Optical, and Wireless On-chip Interconnects: A Survey., and . ACM Trans. Design Autom. Electr. Syst., 29 (2): 40:1-40:41 (March 2024)Hardware Acceleration of Explainable Machine Learning using Tensor Processing Units., and . CoRR, (2021)Enhanced Alternate Action Recommender System Using Recurrent Patterns and Fault Detection System for Smart Home Users., , , and . IEEE BigData, page 651-656. IEEE, (2019)Functional Verification of Pipelined Processors: A Case Study., , and . MTV, page 79-84. IEEE Computer Society, (2004)Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits., and . IEEE Trans. Computers, 68 (2): 182-197 (2019)