Author of the publication

Quantifying and Optimizing the Impact of Victim Cache Line Selection in Manycore Systems.

, , and . MASCOTS, page 385-394. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Introducing Application Awareness Into a Unified Power Management Stack., , , , , , , , , and 4 other author(s). IPDPS, page 320-329. IEEE, (2021)Quantifying the Potential Benefits of On-chip Near-Data Computing in Manycore Processors., , , , and . MASCOTS, page 198-209. IEEE Computer Society, (2017)Quantifying and Optimizing the Impact of Victim Cache Line Selection in Manycore Systems., , and . MASCOTS, page 385-394. IEEE Computer Society, (2014)Machine learning techniques for improved data prefetching., , , and . ICEAC, page 1-4. IEEE, (2015)Re-NUCA: A Practical NUCA Architecture for ReRAM Based Last-Level Caches., , , , and . IPDPS, page 576-585. IEEE Computer Society, (2016)Trading cache hit rate for memory performance., , , , , and . PACT, page 357-368. ACM, (2014)Performance and energy evaluation of data prefetching on intel Xeon Phi., , , and . ISPASS, page 288-297. IEEE Computer Society, (2015)DEMM: A Dynamic Energy-Saving Mechanism for Multicore Memories., , , , , , and . MASCOTS, page 210-220. IEEE Computer Society, (2017)Compiler Support for Optimizing Memory Bank-Level Parallelism., , and . MICRO, page 571-582. IEEE Computer Society, (2014)